Abstract-We present a compact circuit architecture for analog VLSI realization of event-addressable neuromorphic arrays with conductance-based synaptic dynamics. Synaptic input events are time-multiplexed, pooled by synapse type according to common reversal potential and activation dynamics. One such physical synapse element per postsynaptic neuron is provided for each type, selected by type index along with postsynaptic address. A log-domain encoding of first-order linear dynamics of synaptic conductance results in a compact circuit realization with three MOS transistors per synapse element. Circuit simulations show low-power operation with linear dynamics in conductance.
I. INTRODUCTION
Neuromorphic engineering [1] utilizes inspiration from biology and neurobiology to direct and motivate the design and modeling of circuits and systems. By emulating form and architecture in biological systems, neuromorphic engineering seeks to emulate function as well. Investigation of neural behavior on large scale requires efficient and realistic modeling and implementation of neurons and their synaptic connections [2] - [4] .
Analysis of a variety of different implementations of conductance-based dynamical synapses, and new circuit that overcomes some of their limitations, are presented in [5] . In particular, [5] analyzes the trade-offs among the different implementations regarding functionality of the temporal dynamics and the required layout size, and offers a circuit with linear dynamics in conductance. Earlier implementations of VLSI synapses such as the pulse current-source synapse [1] and reset-and-discharge synapse [6] suffer from inability to integrate input spikes into continuous output currents and linearly sum postsynaptic currents respectively. Other previous circuits such as the linear charge-and-discharge synapse [7] and current-mirror-integrator synapse [8] , [9] , and [10] also suffer from nonlinear summation of postsynaptic currents. The synapse implementations of log-domain integrator synapse [11] and diff-pair integrator synapse [5] implement linear summation of postsynaptic currents, but they require an M w p-FET or additional transistors.
Here we show that a variant on the log-domain implementation gives rise to linear conductance dynamics in more compact form. Here we present a three-transistor realization of a dynamical conductance-based synapse element, serving multiple synapses with common reversal potential and activation dynamics. The time-multiplexing synapse element pools spike input events from multiple presynaptic source addresses through the address-event representation (AER, [12] ) communication framework as seen in Fig. 1 .
II. SYNAPSE ARRAY ARCHITECTURE
This paper focuses upon the architectural design of the pooled synapse input for each neuron within the neural array. We assume that the number of distinct synapse types is limited to a relatively low number k, e.g., k = 8. This assumption is typically valid even in large-scale cortical models. We pool synapses of the same type serving the same postsynaptic terminal into a time-multiplexed synapse element. Synapse elements in the array are activated by presynaptic events presented through an AER input interface [12] . Neurons receiving synaptic inputs from these elements further interface through AER arbitration to generate postsynaptic output events [12] .
III. SYNAPSE ELEMENT

A. Modeling of Conductance Dynamics
We assume a general conductance-based synapse with continuous activation dynamics. The postsynaptic membrane receives synaptic current contributions,
where i denotes the post-synaptic neuron, j denotes the presynaptic neuron, k indicates the spiking event number, g ij is the conductance strength between neuron i and neuron j, f ij (t − t k j ) indicates the conductance dynamics profile, V i is the membrane voltage of pre-synaptic neuron i, and E ij is the reversal potential between neuron i and neuron j.
Synaptic current contributions to postsynaptic neuron i are partitioned according to synapse type as
where each partition serves synapses with common synapse parameters in terms of reversal potentials
and activation dynamics where θ indicates the synapse type. The partitions pool each of the synaptic contributions from the respective presynaptic neurons as:
where g i (t) denotes the time-multiplexed pooled conductance of synapse element (θ) of postsynaptic neuron i:
The temporal profile of g i (t) is illustrated in Fig. 2 . A logdomain recurrence relation expressing this pooled conductance leads to compact realization as described next.
B. Linear and Log-Domain Recurrence Relation
A general conductance dynamics profile f (θ) can be characterized by two terms: a fall time τ as illustrated in Fig. 2(a) , and note that the more general case can be implemented by convolution of the activation functions g (θ) ij with decaying exponential on shorter time scale as illustrated in Fig. 2(b) . The convolution between the conductance dynamics and conductance strength using a single delay τ is expressed as:
where δ(t − t k j ) is an impulse centered at time t k j , representing a presynaptic input event from neuron j of synapse type θ to postsynaptic neuron j.
We utilize a log-domain circuit to exploit the linear relationship between the subthreshold MOSFET gate-source voltage and channel currents. So we express g (θ) i in the log-domain:
leading to
The solution to the integrator with constant delay (10) in between events t k j and t k+1 j is:
and at the arrival of an event t k j , for → 0:
Transformed back to the current domain, the resulting conductance g
follows the desired linear dynamics in input activation: (13) and exponential decaying conductance in between presynaptic events with time constant:
IV. CIRCUIT ARCHITECTURE The common reversal potential parameter for each synapse partition E (θ)
is simply implemented as a single nMOS transistor operating in the subthreshold region:
where V g is the gate voltage, V s is the source voltage, V d is the drain voltage, λ is the W/L ratio of the transistor, I 0 is the subthreshold pre-exponential current factor, κ n indicates the back gate effect, and U T is the thermal voltage, kT /q. The transistor operates in the subthreshold region while the drain-to-source voltage is less than 4U T . Since the voltages are implemented in log-domain circuits, the resulting output current can be expressed as:
To implement the input recurrence (12) composed of the input term of the incoming conductance strength value g (θ) ij multiplied by a negative exponential e −u , we utilize CMOS technology to implement the negative exponential
with a single diode-connected pMOS transistor operating in the subthreshold region:
We activate the pMOS with a short pulse centered at t adding this complication to the circuit and the drivers at the periphery of the array, we modulate the pulse width linearly in the conductance strength g (θ) ij . Notice that a back gate effect parameter κ n and κ p is present in both of the expressions for the input (13) and output (15) of the synapse element. The κ parameter indicates the efficiency of a change the gate voltage and the resultant change in surface potential. This loss in efficiency is due to the bulk terminal in a MOSFET, which can act as another gate terminal (also referred to as the 'back-gate effect'). Fortunately, this effect will have little consequence if the nMOS and pMOS devices have sufficiently close back-gate effects, κ n ≈ κ p .
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By virtue of the log-domain transformation, the decaying exponentials e −t/τ in the conductance dynamics f ij (t − t charge capacitor C. As shown in Fig. 2(b) , the conductance dynamics f ij (t − t k j ) can be extended to a rise time τ 1 and fall time τ 2 through convolution. This could be accomplished by driving the source of the pMOS with a sequence of pulses. The complete dynamical conductance-based synapse circuit implementation is shown in Fig. 3 . The circuit is compact, requiring only 3 transistors to implement.
V. CHARACTERIZATION
To verify the conductance dynamics, we performed transistor-level simulations (using Spectre and parameters of a 0.13µm CMOS process) of the synapse circuit driven by a train of presynaptic impulses, modulated with three different pulse widths, with relative magnitudes 1, 3, and 5, emulating the effect of three time-multiplexed pooled synapses. The circuit output in response to the sequence of input synaptic events is shown in Fig. 4 .
To verify the linearity of postsynaptic conductance in presynaptic activation, we studied the dependence of the conductance time profile as a function of pulse width and pulse interval. We observed the step in conductance ∆g for a train of pulses at variable pulse intervals, for four different values of pulse width with relative magnitudes 1, 3, 5, and 7 as shown in Fig. 5 . The four distinct and compact groups for each of the four different activation widths indicate the linearity of the conductance according to the convolution model (13) and (14) . Furthermore, the centers of the clusters for each of the different activation widths are colinear through the origin, confirming linearity in input pulse width.
VI. CONCLUSION
We have formulated a dynamical conductance-based synapse cell in a compact circuit design. Circuit simulations verify log-domain implementation as well as an output magnitude scaled to the input conductance strength. The circuit implementation is compact, requiring only 3 transistors. This small footprint, coupled with the low-power subthreshold design, make this design a suitable candidate for large-scale implementation of synaptic arrays in addressable neuromorphic systems, with reconfigurable synaptic connectivity as well as individually selectable synaptic dynamics.
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